Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
process (current_s , c,d) means that it will start whenever there is a change in the value of the current_s , c or d.
But within the process the value of current_s remains same as s0. You want process to run in loop in until "int1 < int2".
And since there is no change in the value of the...
If we have a clock line (say 1.2V) running above a very weak signal line (say 250nV),
than the coupling capacitance between the lines would create a voltage on the weak signal line.
I read somewhere that the voltage seen on the signal line due to that will be approximately = 1.2(C1-C2)/Cs
Can...
CPW width and Gap
Thanks for the reply. I need 65 ohms at 30 GHz. I have simulated that using ADS and W=60 and G=40 gives me that.
I also want ground. Is ground area dependent in the W/G size and can my W/G values lead to very large ground area. Any book with this info will be helpful.
I am designing a LNA using CPW. I have used the W=60um and G = 40 um and obtained my perfect results in simulation.
But does this W/G i have used, can create problem during layout. I have to keep my chip size within 1.5x1.5 sqr mm
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
