Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by kumarprakash1980

  1. K

    two test case clock gating check circuit & clock divide generation circiut

    Hi all I want two test case in verilog netlist and sdc to test the same 1)clock gating check circuit 2)clock divide generation circiut prakash
See more

Part and Inventory Search

Back
Top