Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by kumarmayank

  1. K

    problem in lvs in mentor graphics tool

    hi, problem in lvs " instances of different types or subtypes were matched" pls give a solution.
  2. K

    related to NOC designing

    hi friends, i am working on NOC, can anyone provide me the complete VHDL/verilog code for complete noc.
  3. K

    related to network on chip

    hi friends, i am working on NOC, can anyone provide me the complete VHDL/verilog code for complete noc.

Part and Inventory Search

Back
Top