Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: fft implementation in vhdl
Dear Sir,
Please do you have Verilog FFT for N-Point.. Like I shud be able to change those numbers...8,16,32 ??
Thank you for your help,
Kumar
Can someone help me debug this while loop...
module bitrev(clk);
input clk;
reg[8:0] in_r[0:8];
reg[8:0] out_r[0:8];
reg[8:0] tmp_r;
integer i;
integer j=0;
integer n1=4; // for N-point n1 = 8/2
integer n2=4;
initial begin
for (i=0; i < 8; i= i+1)
begin
n1 = n2;
while ( j >= n1 )...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
