Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
in case of don't care we generally treat don't care as 1 while solving through K-map. But if we choose 0 in place of 1 will it be an efficient way..????
Also what is the efficient method to solve don't care containing problems..???
but in case of synchronous counter we dont use CLR. That's why i'm asking abt unused states which will create condition of LOCK OUT...what will be the next state for these states...
i think u jst read the file name not content...bcoz if u'll read then u'll came to know i'm also talking abt graphene....:P
well all this stuff is still under research so we can't comment so much...better check out related research papers..
- - - Updated - - -
i think u jst read the file name...
ohk....but for better explaination u can take any value of frequencies and obviously for overfllow transmitter freq must be greater then receiver freq....and similarly for underflow receiver frequency must be greater than transmitter freq..
for example we can take
i) for overflow
transmitter...
i just went through a problem in which there are a transmitter and a receiver both are working in different frequencies. now a FIFO is used in between them. there may be any phenomena FIFO overflow or FIFO underflow depending upon values of frequencies, which one is larger. now size of FIFO have...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
