Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by kumar123

  1. K

    meaning of settling time?

    meaning with Tr=Tf=0s ??? because using Tr=Tf <= 20ps i could not see rising edge ringings it is quite smooth , and slow in rise ( as slew rate is less) so how to measure that ?
  2. K

    meaning of settling time?

    hi , What is the (spectre/Hspice/spice)statement to impress unit step signal ? Regards Kiran
  3. K

    Why is this Shift in Folded Cascode Structure

    i have not noted but difference between them at 0.75 and 1.8 Vcm differs less than 1mV
  4. K

    Why is this Shift in Folded Cascode Structure

    Hi attached the Schematic, where in though i used Transistors Aspect ratio is identical i am observing slight deviation in current through them as listed below , is that causing the problem of unsymmetrical Vdiff (Vp-Vn) ? if so how to resolve this ? below are the operating point...
  5. K

    How to simulate the offset voltage of the comparator??

    Meaning as listed in Textbooks is it necessary to use dual power supply (Vdd=1.8 Vss=-1.8) and check the Vos for 0 Axis crossing of Sweep (say input) ?
  6. K

    Why is this Shift in Folded Cascode Structure

    Hi, I have designed (Nmos input current mirror o/p stage) Folded cascode signle ended stage, after doing simulations i have observed different issue like it can operate over Vcm of 0.75 to 1.8V (as supply vltage is 1.8V) with this Vcm i am varying Vdiff also to make sure till what value all...
  7. K

    How to simulate the offset voltage of the comparator??

    Is this the same procedure even for folded cascoded Opamp structure ?
  8. K

    Generating the bias voltage of an op-amp

    Re: Bandgap Reference for the figure "bg.jpg" how to choose the characteristics of Opamp used ? or how to test the opamp to be used for this purpose ?
  9. K

    Subthreshold folded cascode Opamp

    Re: Subthreshold Opamp Hi Amit, which process or technology it is ? and how do u get λN,λP, Kn, Kp is this through set of simulations? how much was there difference u see for your technology from the hand calculation to the actual
  10. K

    Writing scripts in Cadence

    circuit similation and results point of view both are same but the difference is one requires(ADE) schematic (there u do connect all voltage sources it is user friendly ) second requires (command line simulations) netlist file , to do this one should know how to mention the voltage sources and...
  11. K

    How to simulate corners by using script

    are u asking about how to create testbench file or deck to do command line simulations?
  12. K

    Looking for Stanford EE214 notes

    Re: stanford EE214 notes attached file
  13. K

    How do I simulate the fully differential OTA?

    This kit looks very useful , but i have doubt that why is the V- is connected to 1.5 always? if this is some dc bias voltage how do we arrive on this based on desin? which is the .print/plot corrensponds to Transient simulation with pulse input? is this "dcgain" measurement is so called Av(0)...
  14. K

    How to use .ALTER statement for models

    .alter hspice hi it does not work pls chk , earlier i had tried with the following lines of statements but it could not print the .ALTER results where as it printed results related to "model_fast" file and gave few warnings and stoped .include ".../model_fast" .... ..... .... .PRINT...

Part and Inventory Search