Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by KronosX

  1. K

    LTSpice Simulation

    Hi, I still get the same results
  2. K

    LTSpice Simulation

    Hello, I substituted jfets for mosfets and used "COM" to split Iout and I'out. Using two different output ports was giving me no current. I'm still not satisfied with the results since they should match my theoretical results. Any ideas? Thanks.
  3. K

    LTSpice Simulation

    Hello, I need help in plotting the output current vs the drain voltage from 0 to 10 Volts. I'm not sure what am I doing wrong with my simulation. I added the width and length of all transistors and set the model to match the parameters specified.

Part and Inventory Search

Back
Top