Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by krishna_2512

  1. K

    CPLD programming error

    Hi Thanks for the reply. I tried with other adapters, even i tried with my adapter on different old batch chip, it worked. Only these chip lots are showing me hell. But these components i got from proprietary firm direct from Altera, but they are also taking a lot time to reply. I am able to...
  2. K

    CPLD programming error

    In my design security bit is not set and even i kept the option clicked to use JTAG pins for BST support. The same .pof i am able to download in the other batch of CPLDs. This particular batch is creating trouble. Initially i could program with some difficulty by erasing then examine and then...
  3. K

    CPLD programming error

    Dear All I am using Quartus 8.0 and USB blaster ver3 for program/configure CPLD MAX3512AFI256-10. Earlier i programmed this device on my boards with lot of difficulty. But now i want to reprogram, so clicked program/configure, after 98% gives error, "Can't verify device number 1",öperation...

Part and Inventory Search

Back
Top