Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi BradtheRad,
Thank you for your response, actually I noticed I forget to put the dc current source on top. I created a test bench and put sinusoidal signals in the inputs (out of phase 1mV at 10kHz with 0.9V DC). After running a transient I noticed some difference on the drain currents of...
Hi,
Recently I saw a differential pair architecture with a feedback mechanism but could not understand the role of the feedback transistor on the circuit performance. This cell is advised to use in a fully differential autozeroing comparator circuit as the amplification stage. Can someone...
if the data points of data where you are trying to have some index is low, find_index() function cannot find a good convergence on the value you specify. in these cases you can use interpolate() function to interpolate data to a much larger data points. i.e. your original data is 20 points data...
Hello,
In ADS we can use 3rd Party (Distributed) Simulations for electromagnetic solver. I would like to know if it is possible to use 3rd party distributed simulations for harmonic balance simulations. In my design I need to use optimizer which includes lengthy harmonic balance simulation in...
Open PCB document and then from Design tab, choose "Import changes from XXXX.PrjPCB". Updates in schematic will be seen and you can choose which ones to import.
I looked at your PCB, error is due to the "design rule check" wizard. This wizard tell you if you violate any pre-defined design rules or not. In your case, one rule seems to be defined as "the distance between two layers that are connected to different nets should at least be greater than 0.254...
What is that vertical line? If it is connected to a different net than these pads/horizontal lines and if they are at the same layer; of course, it will give an error.
Because, cascoding reduces the "miller effect". In this example, Q1/Q2 see lower resistance at their collector terminals due to the Q3/Q4 transistors. This means lower gain. Since miller capacitance is given as "c_cb*(1-Av)" where Av is the negative gain, lower gain means lower miller...
Hi,
Since you are using Microwave Office (MWO), you can check "Ifilter wizard" of MWO. However, availability of this wizard depends on your licence options.
Hi,
You should have a voltage source in your device (i.e., Vdd as a DC power source). Simply measuring the current that this source gives (let's say it is idd), you can calculate the total static power of the opamp by calculating vdd*idd.
Hi,
I am not a professional on layout design, however, I know from my advisor that once he adviced me to put dummy transistors at the beginnings and alsı at the ends of each line. So the real transistors located in the middle. I think this is related to matching all the nodes of the...
I have run a simulation with the schematic file you provided. However, instead of using a txt file for LM324 I have used LM324 model file in the following link:
http://ltwiki.org/?title=Components_Library_and_Circuits
Simulation did not give an error, it runs fine. However, I have run it with...
Because the period by definition should be an integer number. The answers are the values that make the term an integer number i.e. for (π32n/10), n should be at least 10.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
