Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by koto135

  1. K

    How to setup PFD phase noise cadence spectreRF simulation,

    how to simulation pfd phase noise how to mensurate aperture jitter? is aperture jitter equal to peak-peak jitter?
  2. K

    What's the methods to simulate Phase Noise of PLL?

    if y simulate in cadence . i think pniose and pss can be used.

Part and Inventory Search

Back
Top