Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by korsi

  1. K

    help to create a simple activity indicator for a LVDS signal

    LVDS activity indicator The LVDS pair is terminated in 100 ohms. And I'm of course making a balanced load for the diff pair. There is no receiver, it is only for verifying that the LVDS transmitter is working. It is for testing the driver over time. So that it is easy to see if the LVDS...
  2. K

    help to create a simple activity indicator for a LVDS signal

    LVDS activity indicator Hi Can anybody help me with ideas to create a simple activity indicator for a LVDS signal, where the activity is between 100 MHz and 500 MHz? I am thinking of a LED that is lit (or unlit) when there is activity on the LVDS pairs. I have a solution with a capacitor, a...
  3. K

    LOCKING PROBLEM IN CADENCE

    Simply delete the files manually.
  4. K

    LOCKING PROBLEM IN CADENCE

    Look for any lock files in your design directory. You should find it in the file system: library/path/<cell name>/schematic Files ending with .lck are lock files. They can be left overs from a unclean shutdown of the design tools.

Part and Inventory Search

Back
Top