Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I seek a solution to the following problem. In my VHDL models i use complex data types. These data types are broken down to std_logic_vectors during synthesis. However, I would still like to use the same testbench for both behavioural and post-synthesis simulation.
In particular, I have a...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
