Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I have doubt regaring the SDRAM Intilization by processor.
How SDRAM and ROM will be initilized by Processor as boot code is there in the Flash.Does All processor have inbuild ROM for the Basic Boot of Processor?
What kind of Logic or the intelligence does processor have for Initilization...
In High speed digital circuits if Driver impedance is less than the tracer impedance of connected to Receiver then there is overshoot and under shoot will occur and as a result signal will be ringing. Upto what level the signal overshoot and under shoot can be bearable. if over shoot signal...
In DDR SDRAM whats the excat use of the Data mask signal which will mask the data being written to the DDR SDRAM.
While doing the read from the SDRAM 2n Prefetch two data words (16bits) are read from two columns in the same row right where they are feed to 16bit Registers and it is divided...
i All,
I would like to know whats the data transfer rate between the Ethernet Switch (whcih has MAC and Phy) and the Processor (Which has one Mac).
Where there is MAC to MAC connection between the processor and the Ethernet S/W which supports 5 MACs AND 5 PHYs.
Processor MAC (10/100T)Ethernet...
Hi All,
I would like to know whats the data transfer rate between the Ethernet Switch (whcih has MAC and Phy) and the Processor (Which has one Mac).
Where there is MAC to MAC connection between the processor and the Ethernet S/W which supports 5 MACs AND 5 PHYs.
Processor MAC (10/100T)Ethernet...
Hi All,
1. I would like to know what will happen when you try to measure the High frequency signal in Low Frequency measuring oscilloscope. how the signal looks like ?
2. when the high speed signal has the Over shoot and undershoot as a result of Termination problem but the signal is well with...
phd in india
Hi Everyone,
Its been long time since i have posted a quiery in this site...
I am Hardware Design Engineer i would like to do Phd (Reserach) in the Field of Signal Integrity/FPGA Related fields can any one know which univerisites in india and USA can i refer to..
Regards
kil
difference between ferrite bead and inductor
Hi All,
Whats the Difference between Ferrite Bead and the indcutor. When we use ferrite bead and when we use Inductor for Noise Filtering.
Thanks
KIL
Hi All,
Whats the difference between Ferrite bead and Common Mode Choke. Where excatly we will use the Ferrite bead and the Common mode Choke.
Ferrite bead is used to Supress the High Freq noise in form of heat. as the Freq increases the Ferrite bead acts as high resistance and the noise is...
Hi all,
1. I have a not gate of TTL logic it has 20ns delay to the input i
have given the square wave of 5nsec what will be the output. will the
output be the square wave since the delayof the logic is more than the
freq of operation doe the not gate work? and if it works upto what
freq i can...
1. I have a not gate of TTL logic it has 20ns delay to the input i have given the square wave of 5nsec what will be the output. will the output be the square wave since the delayof the logic is more than the freq of operation will the not gate work? and if it works upto what freq it can...
1. what is Fanout for any design or logic. On what factors the fanout depends and how to calcualte the fanout. For a 2 Input and gate whats the max fanout it can have.
2.how noise margin will ensure the correct logic propagation for driver to reciever.
if Vnm H = VOHmin - VIHmin....
and Vnm L=...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
