Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by kiat

  1. K

    Looking for information on DRC Runset file

    Re: DRC Runset Using Mentor Graphic's Calibre, I think I found the manual to it. Thanks a lot.
  2. K

    Looking for information on DRC Runset file

    DRC Runset Hi guys, I m studying on the DRC Runset file presently. What language is it written in? Where can I get more info on this?
  3. K

    how to calculate jitter from Cadence simulation results?

    how to check the version of my calculator in cadence? cos my calculator does not seem to have the eye diagram function...
  4. K

    Question about AC Coupling

    AC Coupling hi, can u elaborate further? even if i put my pulse as high 0.1v and low -0.1v... the pulse after the cap is still vcc+0.2 and vcc...
  5. K

    Question about AC Coupling

    AC Coupling so u think the solution should be vcc+0.1 and vcc-0.1?
  6. K

    Question about AC Coupling

    AC Coupling hi flatulent, tat's wat i tot too.... the waveform should be at (vcc+0.1) as high and (vcc-0.1) as low... but instead i got (vcc+0.2) as high and vcc as low... any explanation for that?
  7. K

    Question about AC Coupling

    AC Coupling freq is 10MHz, so my pulse period would be 0.1us
  8. K

    Question about AC Coupling

    ac coupling hi guys, i have some doubts on ac coupling and i hope someone can help me. with ref to the circuit and the following details, vcc=1.8v input signal is a pulse with high=0.2 and low=0v wat would be the signal after passing through the capacitor?
  9. K

    Confused about PSRR formula

    psrr formula from gray's "analysis and design of analog integrated circuit" pg 422 and razavi's "design of analog cmos integrated circuit" pg 335, psrr is defined as differential gain divided by gain from supply to output. however, from allen's "CMOS Analog Circuit Design" pg 314, the psrr is...
  10. K

    Input Common Mode Swing

    thanks all for the ans... hi ezt, so u mean we assume that if the input transistors are in saturation, the rest of the transistors will also follow? but it seems that it's not the case sometimes...
  11. K

    Input Common Mode Swing

    mode swing hi all, i have a doubt on icms. with regard to that, we normally calculate the min and max swing by considering the conditions for the transistors in the input stage to be in the active region. Does that mean the transistors at the later stage are also in the active region?

Part and Inventory Search

Back
Top