Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
@ads-see, thanks for the suggestion, but the twiddle factors in that link are much different than the ones I'm looking for. For that matter, I have look extensively at a lot of documentation online about twiddle factors but have not found the answer I'm looking for.
All documentation...
Thanks Klaus,
But I'm actually doing this in Matlab as an exercise for how it will be implemented in FPGA. There are even built in functions in matlab to do it all for me, but I need to understand this first before making it in FPGA.
Would you happen to know how the Twiddle factors change...
I'm building an N=8192 input FFT with 8 channels in Matlab (later to be implemented on FPGA) and I'm having problems with how the Twiddle Factors should look like. The basic structure of the FFT I learned from a YouTube video, and the signal flow picture is attached here for N=8.
I...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
