Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by KGxiaoyun

  1. K

    Full-rate, half-rate, quarter-rate Clock and Data Recovery

    Can someone explain the difference between these 3 methods using waveform examples? Thanks!
  2. K

    how to design fast switch using nmos

    fig. 1. fig.2. sorry about that - - - Updated - - - Can you see them now? - - - Updated - - - can you see them now?
  3. K

    how to design fast switch using nmos

    I'm using nmos as a switch shown in fig. 1. **broken link removed** fig. 1 The clk is 10 GHz and data is 40GHz. However, the output is not 10GHz and suffers from great distortion(fig. 2). I tried to change the W/L, thinking maybe decreasing the capacitance will help, but it turned out not being...
  4. K

    Reference needed for Flip-flop working above 10GHz

    Thanks! I am using 65nm technology
  5. K

    Reference needed for Flip-flop working above 10GHz

    I am working on phase detector and flip flop is one essential part of it. However, I cannot find many useful reference on flip flops that could work beyond 10+GHz. Right now I only find one of Razavi's paper on 40Gb/s CDR circuit, but I don't quite understand it. So can anyone recommend any...

Part and Inventory Search

Back
Top