Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: ADS with Verilog
The link seems to have changed over the time and now leads to somewhere else.
Here's the updated link: https://www.edaboard.com/threads/61497/#post758754
Re: virtuoso layout instance
Although a long time passed since the last activity in this thread, the tools haven't changed much and just recently I had the same error.
I think the better way to solve is as following:
1) in icfb window go to "Tools"->"Technology File Manager"
2) A window...
Re: ADS with Verilog
In another topic i have answered this part. It can be rather tedious task to go through the process of running a Verilog-A model in ADS for the first time or without much experience in ADS, which is why I wrote a tutorial and attached it to my other reply that is located...
How to simulate Verilog-A in ADS
I see that years after this post originally was made, the subject is still revisited. I ran into similar problem, but i don't expect that folks that discussed these issues in 2006 would still have that file or plan to send it. So, I set down and figured out how...
This file can be in a simple txt format containing frequency-noise pairs (spot noise). The noise should be given in (V²/Hz). From what i understand, the simulator interpolates linearly the values between the given points - so it is up to you to give as many points as you feel is necessary for...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
