Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by kermit

  1. K

    how to get the gate count info from synthesis result

    If you synthesis with a standcell library, you can find the report about the area, then you find the area of NANDX1(drive strength is 1, NAND gate), the last thing you have to do is use the full chip area dived NANDX1 area, you can get the gatecount of you design.
  2. K

    HOW to transfer VCD to WGL format

    wgl to vcd Thanks! It helps me, but it isnot a free tool !!!
  3. K

    HOW to transfer VCD to WGL format

    wgl vcd simvision use manual dont include any information about translate VCD to WGL format. OR who can share IEEE std 1450 ?
  4. K

    How to control the compiling order in simulation tool?

    vcs timescale overwrite I think you can use the same timescale in the full design, just modify the most little scale as the timescale for the full design. I think the effect on other file with large timescale is only slow the simulation, it wont affect the simulation result!
  5. K

    HOW to transfer VCD to WGL format

    wgl format In the design, there are some logic to test PHY, so I use simulation to generate VCD file to generate stimulus and get results for tester. But test house want to get WGL format. I have Encounter Test tool to generate FULLSCAN test pattern file (WGL format), how to translate VCD...
  6. K

    self reset digital logic, without power on reset circuit

    digital power on reset logic It sounds good, but will it work in practice ? I think maybe we can also use this to generate a enable clock to gate the full chip clock to help the full system not work before reset.
  7. K

    how assign statement can be implemented?

    for RTL compiler: in you srcipt; include load_etc.tcl;## this script is from cadence Application Engineers, in /your_rc/etc/synth/ae_utils/load_etc.tcl insert_io_buffers -remove_assigns
  8. K

    Hercules and Draculla or calibre or assura

    I think calibre is the best choice! Because it is the signoff tool in the world!!
  9. K

    what is mmmc mode in timing analysis

    sta tools pearl is a stand alone program! but PrimeTime is the popest STA tool in the world!
  10. K

    want to start learning analogue IC design

    hspice is not freeware software.................
  11. K

    Problems with simulating hierarchical design in Cadence

    Re: c@dence You can edit a filelist file. for example: ### filelist ./top.v ./**.v ./**.v ### endof filelist then you can use ncverilog -f filelist that 's ok!!
  12. K

    problem with syn0psys

    your_library.db You at least need a link_library( standard cell library) such as slow.db. This library is to map you design from RTL to netlist.
  13. K

    standby leackage power reduction using Dual vth

    I have just involved in a project , that when standby cutting the power supply for the most modules and only resever power for system control partion. This will decrease the leakage power. But we have to insert isolation cell to hold some control signals (output from the cutting power supply...
  14. K

    We are all from China

    Re: From China :D Nice to meet you all. I also locate in shanghai china.
  15. K

    who knows the licgen03b problem for dc

    The synopsys have used the latest flexlm version. licgen03b dont support this.

Part and Inventory Search

Back
Top