Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
If your power nets are substantial enough, such as in a plane rather than just a trace, the effect should be minimal and is the generally preferred method of distribution. However at the switching device (the clock generator chip, etc) there needs to be reservoir capacitor(s) on the power supply...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
