Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
thanks for the response. i added the header and the endmodule in addition to declaring the input. i am getting a different type of error now. i attached a screenshot.
thanks for the response. i have been attempting to use the EDA Playground site to run the code using the "begin" and "end". i am not understanding what could be the issue. i attached a screenshot.
you are right, it should be "trivial." but if i knew how to do it i would not be asking this question here. while i do see there are conversion sites, they do not explain the process.
I am brand new to Verilog. I am taking a course. If I am in the wrong place, please let me know.
I am trying to understand how to translate the following C code into Verilog. I just do not get how. Any help is appreciated.
x = 0;
for (i=0; i < 3; i++ ){
x = 2x + 1;
}
Any explanation of...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
