Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I am working in a process with Vgs_max = 6V. However I have a supply of 7V. My input clock is 0-to-3V swing. What would be the best gate driver architecture to convert this input signal to drive a PMOS, such that its swing would be (approx) 1V-to-7V?
Thanks,
KBX
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
