Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi Vcnvcc,
This K-factor or derating factor what ever you call can be applied in any PVT corners.
If you want to derate ur design by 20% [so your k=1.2] means all your data or clock is coming late by 20%
Previously, say any data that was coning after time T, now due to derate it will come at...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
