Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi ,
how to solve the issue of unclocked register , when there is know issuse in RTL ?
my error log say's it's a PD issues , dont know how to solve it .
Regards
hi ,
can anyone guide me what we mean by saying a design is a 9 track design or a 12 track design?
how do we identify our design in context with previous question?
Regards .
hi ,
in my current project , i am facing an error regarding site rows . it says site rows are overlapping.
can anyone guide me how to resolve this error .
Regards
I am not able to find vdd in my design , i have checked my upf file , it is defined still tool says cant find, i am using icc 1. Error code is pna-008.
Please guide if anyone know how to resolve this issue.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
