Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Prime Time Hold Analysis
hiii
i m working on PT .. (prime time )
in the following hold time analysis report .. can u explain me me the difference between clock network delay in calculating the data arrival time and data required time (**) arent they suppose to be same ...this is sample...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
