Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
yes, if we use processor, It will be 16 bit or 32 bit. But, I am using Xilinx FFT IP core in Zynq FPGA.
Hi,
FFT scaling process will reduce the precision(less than N points value). Without scaling, what will be maximum bit representation for fft real and imaginary part.
Hi everyone,
I am giving 8192 ADC(14 bit) samples to FFT(8192 points). ADC samples are in 2's complement format. What is the FFT output bit width which means real and imaginary bit width?? How to calculate this?? please anyone suggest me.
Thanks,
Karthi Periyasamy
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
