Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by karote

  1. K

    Convert Phase Noise to Time Jitter in sample period

    The rms jitter is calculated by integrating the measured phase noise curve over desired frequency band. in sampled systems the upper integration limit should be fs/2, the lower limit depends on your FFT bin size. Usually FFT bin width /2 is a suitable limit for the lower integration limit...
  2. K

    Resistor Choice for Wilkinson Power Divider

    300 mhz wilkinson power divider I have used resistive dividers @ 3 GHz with no problem. Of course you get a losses compared to conventional wilkinson divider. But in case you do not mind burning half of the power in the divider resistors and you don't mind that the isolation between output...
  3. K

    phase lock loop locking but not at desired frequency

    This is very simple. You have selected incorrect PFD frequency. Based on your loop filter design, your PFD is 2 MHz. You cannot achieve such frequency as 2343 MHz, because you do not get an integer as a result if you divide the desired output freq (2343MHz) by 2. So you must change your PFD...
  4. K

    Looking for references about grounding

    Has anyone any good reference/source where I could find some answers in following grounding issue: My metallic chassis contains three different PWB boards: PSU, digital card and analog RF card. How should the grounding be organized. To connect the RF card and digital card in multiple places to...
  5. K

    VCO design with -190 dBc/Hz phase noise @ 10 KHz??

    "-174dBm is thermal noise power at RT for 1Hz bandwidth. Measurement will be impossible. I dont think any measuring instrument is available for this kind of measurement." The original spec was -190dBc/Hz. In case your VCO output power is +16 dBm, you can measure -190dBc/Hz noise level such way...
  6. K

    How to define or calculate the DAC output noise floor?

    Re: DAC noise floor Any source/reference how to calculate the affect of over sampling to the noise floor? Thanks.
  7. K

    How to define or calculate the DAC output noise floor?

    How to define or calculate the DAC output noise floor? The intention is to produce 100 MHz real IF out of the DAC. I would need to konw the noise floor, since it affects the noise level at antenna. Is there a specific parameters in the DAC datasheet from whic I could calculate the noise floor?
  8. K

    Help me with designing VCO and VCXO designs

    Re: VCO and VCXO design Make a ring oscillator with odd number of inverters. Use varactor in RC circuit to control the frequency
  9. K

    Resonant frequency chart for a filter using L's and C's

    Re: Resonant frequency chart Are you really seriously considering a filter with discrete passive components @ 2.4 GHz? Strongly advice to use some transmission line based filter structures at those frequencies, like microstrip filters.
  10. K

    2 way power divider with DC block

    Your question does not make any sense. Could you explain it more explicitly or draw a schema? DC blocking is not related to the value of the capacitor. Fully functional capacitor will always block DC current from flowing.
  11. K

    Calculating the mu parameter for a 2-port device stability

    Re: 2-port stability I found the answer by myself: "A related parameter μ' can also be used, it is always bigger than one when μ is, so it doesn't give new information for the purpose of determining unconditional stability" source: **broken link removed** Similar conclusion I came as well...
  12. K

    wideband signal power

    Hi In case I have 10 MHz wide RF signal and I have measured the power level with spectrum analyzer (RBW=100 kHz), so what is the total signal power? The signal power level in the spectrum analyzer screen is -30 dBm. Can anyone explain this explicitly?
  13. K

    Calculating the mu parameter for a 2-port device stability

    When calculating the unconditionally stability of a 2-port device, is it enough to calculate the mu parameter (mu>1 => unconditionally stable) or do I have to calculate as well the accompanying parameter mu' (or mu_prime) and also see if that is >1? Or is the case so that whenever the mu>1, the...
  14. K

    Why input signal level is measured in dBm/Hz?

    Re: Input signal level In case your input signal bandwidth is 1 Hz, then the input sensitivity level is -173 dBm. That is about 1 dB higher than the thermal noise floor in room temperature. BUT, you might have wider input signal, let's say 10 kHz. then you should apply this signal to your...
  15. K

    looking for a hemt component that is not produced by Eudyna

    Re: Problem with Hemt What about Mitsubishi? Karote

Part and Inventory Search

Back
Top