Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
We are planning to implement home automation. The idea has been captured in the attached. I want to add more features. For that I am expecting comments/suggestions from edaboard members also. If anyone interest to implement the same can cotact me.
Thanks & Regards.
whats the need of clock pulse in flip-flop
Hi,
If we are not using the edges, whenever the input value changes output also change accrdingly. Because of this we will get erroneous values before settling in actual value. It will make unnecessary switching and power loss. So we are narrowing the...
Hi,
You need to add some files from modelsim library.
Add 220model.v and apex20k_atoms.v(if you are using apex20k chip) and altera_mf.v files.
It will work.
Regards,
Kanags
Added after 2 minutes:
Please take the library files from quartus\eda\sim_lib\ folder...
Hi,
Please find the simple flow with verilog code
assign no_of_change = data_dly ^ data_in;
always @(posedge clk)
data_dly <= data_in;
for (i = 0; i=3; i = i+1) //it will implement the combinational logic
count = count + data_in[i];
this count will give you the number of changes...
Re: About verilog coding
Hi,
This always block is sensitive to a, b, c inputs only. So tough to capture the rising edge of clock. If the clock rise and any one of the input change happens at the same time only the execution will move from this statement. So, add clock in the sensitive list and...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
