Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by Kamya ahuja

  1. K

    Fault coverage of transition delay faults

    Less than the fault coverage provided by stuck at faults. Fault coverage provided by stuck-at faults is around 99 % whereas for transition delay it is around 75%
  2. K

    Fault coverage of transition delay faults

    why the fault coverage of transition delay faults is very less?
  3. K

    Timing simulation using SDF file in tetramax

    But then TestMAX ATPG Simulation Waveform Viewer (SWV) can be used to debug functional pattern mismatches by displaying the failing simulation values.
  4. K

    Timing simulation using SDF file in tetramax

    can we do timing simulation using SDF file in tetramax, why is it advised to use VCS for simulation?
  5. K

    DRC checks at ATPG and scan insertion

    Why ATPG DRC check is done if DRC check is already done at Scan insertion stage?What is the difference between both the DRC checks?
  6. K

    Why ATPG DRC check is done if DRC check is already done at Scan insertion stage?

    Why ATPG DRC check is done if DRC check is already done at Scan insertion stage?What is the difference between both the DRC checks?
See more

Part and Inventory Search

Back
Top