Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Kamran1992

  1. K

    Noise figure in quadrature path receivers

    No, as the formula shows, The SNR of the I/Q frontend is twice what we measure at a single I or Q output. So the nf halves. Please take a look at the reference I mentioned and tell me what do you think. No image filter yet. Let me tell you what I want to do. I have a circuit like I attached(it...
  2. K

    Noise figure in quadrature path receivers

    Thanks for your beautiful replies :) there are 2 clear answers to the subject. one is to do a BER test and the other suggests using splitter/combiner. both of them are for simulation. I don't need an accurate calculation of noise in my circuit. I just want to formulate noise sources and NF to...
  3. K

    Noise figure in quadrature path receivers

    Hi everyone I'm deriving the NF of a quadrature RF front-end. We all know how to calculate the input-referred noise in a single path receiver chain. Because it has one input and one output. But what about a quadrature front-end? I just found this thread but there wasn't a good answer to it...
  4. K

    A reconstruction filter for delta sigma DAC

    I studied that Interpolation filters are deployed to oversample the input data toin order to shape the noise(High pass the noise), remove some order of Fs replicas, and ease the reconstruction filter design(So we don't have to design a fast slop at fc). But there still are people who do not...
  5. K

    A reconstruction filter for delta sigma DAC

    Hello all, I'm designing a 16bit Audio Delta-Sigma DAC using 180nm technology. The purpose is to learn how to make a delta-sigma DAC at the first try while high performance is not a concern. therefore I chose 44.1KHz as the input sample rate without using oversampling. I have the bitstream now...
  6. K

    Looking for 'Introduction to CMOS OP-AMPs and Comparators' ebook

    I assume that you mean gm derivated from the simple Id=0.5uCox(W/L)Vov^2 by the conventional method. well, it was good since short channel mosfets were not around. Short channel MOS showed some other effects that conventional method couldn't be true anymore and formulating all these second-order...
  7. K

    Power Gain and Voltage Gain of LNA

    Why do you approve Agilent but not Cadence? What is the technical problem of Cadence EDAs?
  8. K

    Power Gain and Voltage Gain of LNA

    Well yes, it can be done too, using a simple impedance measurement of the input.
  9. K

    Looking for 'Introduction to CMOS OP-AMPs and Comparators' ebook

    here is what you are looking for **broken link removed** found it at Library genesis
  10. K

    Power Gain and Voltage Gain of LNA

    Yes I'm designing the LNA and other blocks myself, that's what I should do. now I realized that I only need S-parameters for S11 of LNA. The confusion was because S21 is expressed as gain in everywhere, then when I simulated in AC analyze gain was something else! So I got stuck between microwave...
  11. K

    Power Gain and Voltage Gain of LNA

    Thank you all for your replies "pancho_hideboo" and "volker@muehlhaus" I've read these topics and many other things on the issue but got more confused and because of time constraints, I can't really go deep into it! So let me say what exactly I want to do and know: I have an LNA with LC load...
  12. K

    Power Gain and Voltage Gain of LNA

    Hi all, I simulated a source degenerated LNA in ADS and I got S21=7(not in dB for now). Now as far as my knowledge S21 is giving the power gain. If I try to extract voltage gain from PG: Ri=50ohm, Ro=1.3Kohm(the calculated impedance of the LC tank at fc) Does it mean that the LNA multiplies the...
  13. K

    [SOLVED] Two IP3 related question

    ADS documents are huge, and it takes time to read them! I don't have access to GoldenGate simulator so its just ADS :( Anyway, Thank you for your help and support, I'm doing my thesis so I'll be around for a while :)
  14. K

    [SOLVED] Two IP3 related question

    This was the problem, I defined LO frequency as first in HB palette and everything is right now. Thank you "pancho_hideboo". and now for the first question, I would be appreciated if you explain it or give me a reference.
  15. K

    [SOLVED] Two IP3 related question

    my standard is IEEE802.15.4 with 0dB rejection for adjacent channel and 30dB rejection for alternate channel. But I don't follow how these are related and why exactly! here is all info: Harmonic Balance input frequencies: Freq[1]=2441 MHz (upper fundamental) Freq[2]=2439 MHz (Lower...

Part and Inventory Search

Back
Top