Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am performing correlation based FSK demodulation. Do i need to do symbol synchronization . I mean to say that i am using 64 samples per symbol and after correlation i have to integrate these 64 samples. then my decission is done by comparing one sample out of 64. now if the 64 samples are not...
i am designing a phase lock loop i want to know how can i detect the incoming phase and compute the phase error and what type of loop filter should i use to generate corresponding frequency control words to be given to the nco (vco) to bring phase error to zero
i am working on a frequency hopping transceiver design now i want to synchronize receiver with transmitter hopping frequencies. i am using DPLL for this . i am using a multiplier detector. what filter should i use and how can i make my DDS work like VCO as in analog PLL. i am working on system...
i am designing a phase lock loop . i need to know how can i convert a frequency input out of LPF in a PLL to a corresponding frequency to lock on incoming frequency. do i need to use a DDS . i m working in digital domain and input frequency is in binary form. i m using system generator. suggest...
i wanna know how the phase accumulator works in DDS. if i give a discrete frequency input to DDS how will it generate frequency corresponding to input. i wanna use it in phase lock loop.
can anybody tell me why sin and cos both should be transmitted in a model of simulink to have its real time implementation or i m wrong about this staement?
i have a design of frequency hopping transceiver for a software defined radio i have employed FSK modulation scheme. now i want to implement a phase lock loop in it for improving the synchronization while operating it in two different FPGA kits? i need to know how would i detect phase for...
i want to design a broadband antena from 1 to 30 ghz havind gain 10 dbi and power of 250 watts i need ur help guys.
please tell me from where i can get relevant information if u have any paper tht would be appreciated
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
