Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thank so much for your advice.
Now I have price problem.
I have received several quotations for HDI PCB fabrication.
- Board size: 40 mm x 40mm
- Quantity : 4
- Layer : 12
- Build-up PCB (HDI PCB): 3-6-3 (12 layers)
- Blind via: L1-L2, L2-L3, L3-L4, L9-L10-, L10-L11, L11-L12
-...
[Recommend the stackup and layers for HDI PCB ]
I am designing the PCB for BGAs at double side.
**broken link removed**
I think that it will need to use HDI PCB.
It is first time to do HDI PCB design.
It is difficult to decide the layers and stackup.
I am considering about the following...
Please refer to the following link.
https://www.itu.int/dms_pubrec/itu-r/rec/bt/R-REC-BT.709-4-200003-S!!PDF-E.pdf
https://www.itu.int/dms_pubrec/itu-r/rec/bt/R-REC-BT.709-3-199802-S!!PDF-E.pdf
What kind of PC/Workstation do you use for ASIC or FPGA design works ?
I have used dell Vostro 430 for FPGA design( RTL logic simulation, synthesis, FPGA implementation)
- i7-860(2.8G)
- 8G RAM
- 1T HDD
Now I am considering to upgrade PC to speed up my work.
So I would like to know what kind...
I have developed and provided camera ISP core IP.
I have provided the obfuscated RTL code to customer.
But there are some customer to want original RTL source code.
I have provided the RTL code by obfuscation tool to protect our IP core.
In IP business, what kind of code is provided to...
ASIC Double rate register for DQ and DQS DDR in SDRAM controller ?
I am developing DDR2 SDRAM controller.
In FPGA, I used a double rate register.
In ASIC, What kind of logic do I need to use for double rate register?
Hi kvingle,
You are right. User can't integrate his own into bitstream.
This is another business.
Exactly not IP business, I would like to sell the IC instead of IP core because IP core price is too high to small company.
Anyway, It is a little problem that user can't integrate their own logic...
I am developing IP core.
Generally, IP core price is too expensive to small company.
So I would like to sell the FPGA configuration PROM with bitstream of my IP core.
But PROM copy protection is a problem.
I want to know how to protect IP core and PROM copy.
If it is possible, I could sell the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.