Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
the only given contions are ones below
i) Open loop gain(DC gain) ≥ 80 dB
ii) UGB ≥ 100 MHz
iii) Phase margin ≈ 600
i am new to designing.....how to i find w and l using these given parameters and then find the dc bias voltages
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
