Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
How to calculate gate delay in ccs model? I can't understand about current model. and also, how to get Ceff? is that value by wire-load model? in ccs, the receiver's capacitances are not constant value. do they affect to Ceff? it is hard to understand the ccs.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
