Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Actually, I cannot agree with writng separate test case for testing each feature of DUT. By using Specman, you can represent features in coverage. Specman can help you direct the random beam to specific verification room. So, through checking coverage report, you can get to which feature is...
I just think E can survive in the future years since IEEE appears to be very headache about systemverilog and does not want to accept it as a new verilog standard. For systemverilog, cadence also doesn't plan to support such a mixed language(design and verification, two quite different tasks)...
Specman
Hi: all
who is using Specman e to construct the verification environment? The tutorial of specman is too simple to be used for a practical purpose. I wonder if anyone can provide any practical program in language e? Thanks!
Joyee
Yes, I do encounter this problem as well.. the waining messege is that the checkout license cannot authorize the platform of LINUX. How to fix it ?
In addition, HDS of Mentor seems to have the same problem as that of Synplify.
Anybody can offer any suggestion?
Joyee
Yes, I do agree with you according to my knowledge from other companies who are using that tool. However, for me, I cannot procure that tool so far. Therefore, there is no way for me to have some try. Anybody can share it for free. So, we can have a better communication on it in future, right? I...
focs verification download
Yes, maybe you are right. However, as far as the current situation is concerned, the price of specman is prohibitive. Therefore, test builder may be good alternative.
However, I do have no idea about Transaction Navigator. I will hunt it later.
xilinx coregen timing model
As we know, if we instantiate the core generated by Core generator of Xilinx, the timing performance will improve dramatically. However, as our design including the hdl codes except the core of Coregen should be processed by synthesis tools, Synplify, and the tools...
I just try to implement my design by tri-state. If all mux can be implemented by LUTs and LUTs can play better performance than tri-state, why does Xilinx provide internal tri-state gates?
As we know, data multiplexing is often applied and two main implementation methods are prevalent in FPGA of Xilinx, say Spartan. They are BUFT and the combination of MUX and LUT.
However, in practice, some expericense informs us that BUFT is not recommended due to its simulation mismatch and...
Yes, I know. Did you try FPGA Advantage? I just want to compose the tester in C. And I will connect the tester and the UUT(Unit under Test). The whole entity should be called TEST BENCH, right? Therefore, I think your method is right.
Thank you!!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
