Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by johnny2231

  1. J

    Data transfer between HPS - FPGA using Python on HPS

    Hello, I am currently doing my project which requires me to use DE1-SoC. The project is to perform bearing health’s prognostic, it includes 3 parts which are: feature extraction, linear regression, and remaining useful life estimation using polynomial regression. What I have is the Python code...
  2. J

    Using Linux on ARM A9 cortecx

    Hi, thanks for the reply. Because I am in the university, the ethernet cable cannot plug to a router and access internet, so I have some problem in downloading the VNC viewer into the board...
  3. J

    Using Linux on ARM A9 cortecx

    Hi guys, I have the DE1-SoC having cyclone 5 with the ARM A9 cortex, but I will be using the ARM to boot Linux and do python programming. Currently, I have a problem that I can't open the GUI via the VNC viewer. The manual I am using is ...
  4. J

    [SOLVED] Which one is stronger? Arm cortex A9 in DE1-SOC or arm cortex A53 in Raspberry Pi 3?

    Hi, sorry for that, I will be more careful in posting a new thread in the correct place next time. And thanks for sharing!
  5. J

    [SOLVED] Which one is stronger? Arm cortex A9 in DE1-SOC or arm cortex A53 in Raspberry Pi 3?

    Hi guys, I am going to do a project which is adopt the algorithm of "Bearing Health Prognostic System" from raspbarry pi 3 into DE1-Soc. Because I think the DE1-Soc will help in reducing the time in processing the data in acheiving real time processing. I am not sure as I found that a53 is much...
  6. J

    [SOLVED] FYP ideas suggestion on FPGA, or FPGA based network processing/network on chip

    Hi, sorry for having the typos and unexplained term. Yes, FYP means final year project. That would help. Thanks for that!
  7. J

    [SOLVED] FYP ideas suggestion on FPGA, or FPGA based network processing/network on chip

    Hi guys, I was looking for some ideas to decide my fyp tittle on google and I found this forum. So I register and hope to get some suggestion. As far as I know fyp is the project that modify others' fyp? I am not so sure because I really have no any idea, But I do know I am interested in FPGA...

Part and Inventory Search

Back
Top