Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by johnnie57

  1. J

    Verilog issue using Quartus II

    Thanks for the response. Yes - the issue is to avoid writing out hundreds of lines of code where the same state machine is used a number of times but with different values passed to it. Ref chip selects, these are used to select which mode of operation I am running a sensor chip in and they...
  2. J

    Verilog issue using Quartus II

    Hello, I'm targetting Cyclone IVE using the Quartus II synthesis tool. I have the following problem: I have a section of code which is going to be repeated dozens of times in my code. It is effectively a state machine which executes a number of statements sequentially on the posedge of a...

Part and Inventory Search

Back
Top