Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I'm am new to design, and had a basic question - for a PLL with a set output frequency, e.g. 500 MHz or 1 GHz, to what degree will jitter change as linewidth decreases? or is jitter more related to the frequency?
I have looked at a couple specs (0.13 um 90 nm), and it the jitter values...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
