Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
RTL code coverage Tool
1. TransEDA Vnavigator
==> I have good experience for GUI interface of code Coverage
but, we have to invoke Cadnece simulator ( Nc-sim or verilog-XL).
you need to waste time for link to cadence tool.
but, result is good and gui...
Re: synthesis ?
if you have simulated RTL code , and you decide to FPGA target devices.
in normal case , there is 2 ways to synthesis.
1. FPGA SW provided FPGA Vendor
for example , you can use max2plus or quatus of altera , if you use Altera.
you cans...
atpg pattern
there are some tools for atpg.
but, alomost pepple use as bellows tool.
1. synopsys test_compiler ( until 2001.08 version)
Synopysys testgen
Synopsys TetraMax ( now )
2. Syntest
3. veritest
4. mentor DFT architecture
TetraMax
from 2002.05 version, synopsys only support TetraMax as ATPG tool.
so, if you have ATPG vector in synopsys DFT compiler ,
you have to buy TetraMax license.
until 2001.08 version, synopsys support "create_test_patterns" in DFT_compiler. but now this command disappear and...
aoi31x1
Dear...
gate count is based on ND2 gate to Unit cell.
but, according to vendor , unit value is some different.
for example , UMC/FTC ND2 = 2.7
UMC/GCI ND2 = 64.8
if total gate is 10000
UMC/FTC = 10000 / 2.7...
FPGA
FPGA is dependent on FPGA Vendor
normally, people use major FPGA vendor
1. Xilinx 2. ALTERA 3. ACTEL
and their vendor have their own tool.
Xilinx => foundation 5.1i , foundation 4.1i
altera => Quarus 2.1 , max2plus 10.1
actel => Libero 2.1
sometimes , 3-rd...
ACS 2002.05 sold
This Synopsys ACS 2002.05 sold CD.
according to my experience , ACS is very powerful in high gate design.
especially, timing constraints.
becasue acs use budget_shell , now 2002.05 use design_compiler time budget but in earlier version , use the primetime's budget shell.
and...
Physical compiler
Dear..
thank you for your good suggstion.
first , physical compiler is synopsys commercial tool.
Physical Compiler is a block-level timing convergence tool that
combines proprietary synthesis, placement, and static timing
analysis tools. These tools have a common...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
