Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi all,
this is related to clock interpretation by tetramax.
i believe tetramax takes all clock definition as asynchronus clock source ( right ? ).
does this hold true for clocks derived internally too ( clock derived at a mux o/p, PLL o/p pin etc?
hence in an SDC definition false paths from...
hi all,
i am a newbie in shell scripting. i need your help regarding this problem of mine.
i need to run equivalence checks between stages of netlist generation . and of course its not practical to sit and wait for the netlist.
could you help me in writing a shell command which will wait for...
hi all,
while tracing scan chains , i am getting R27 violations. we've implemented pipe line flops to support faster shift speed.
can you please suggest a way to work around that violation ?
while analyzing the spf, we found out that while defining scan chains in "ScanStructures { " , when it...
hi all,
its regarding the IDDQ pattern generation. does the spf setup ( compressed / uncompressed scan chains ) helps during pattern generation ?
on the road, how do we simulate the IDDQ patterns ? we use cadence simulator. so, does the simulator actually test expected failure current ?
thanks
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
