Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Probably best with a veriloga block in this case. Look for the timer and poisson distributions that can be used to toggle a state and produce that as an output voltage.
Something like:
next_time = 0.1;
@timer(next_time)
pulse_on = 1;
@timer(next_time+toff)
pulse_on = 0...
"... and for the electrical stimulation of the CNS ..."
Ok, so either your DACs are for stimulation or for reference to the ADCs. Nevertheless, 10 uF sounds large in both cases...
And it might also be that they have an idea of what they need in an electrical way, but not fully sure of how it...
You have enough information, more or less. There are certain things not specified, like linearity or type of converter, etc. Question might be more if the specification makes sense. Since this is an exam project, I suppose that formulating a specification is a part of the task. You have to...
If you look at the graphs, it seems as if bit 1 comes correct, bit 4 should be in the other order
1 -> 1
2 -> 3
3 -> 4
4 -> 2
5 -> 5
6 -> 7
7 -> 8
8 -> 6
The pattern is the same. Are the labels on their right position in the layout such that the tool knows it's simulating the right ports.
What...
This is perhaps a bit naive question, but haven't you just swapped pins in the layout or so. (that might explain the label issue too).
One tip could be to look at the netlist that PEX generates, or the spectre netlist that you simulate.
Not supereasy to see from your pictures, but isn't it due to the D label being still there after flattening. (How did you do the flattening, and why?). Can you search for the D labels, and remove them?
( Might be stating the obvious here, but the M14 source should connect to C1 rather than C2. Just a typo in the figure. )
My guess would be that - regardless - a CMFB would be nice to fix the levels at a desired point. Cannot see that it would automagically stabilize at vdd/2 assuming pure...
TSMC typically require NDA and all the documentation is inside the zippfiles they provide you with. Just unzip and untar the files according to the README files and then you are up and running.
I think you want to do something like this instead:
module clk_gen(clk_in, clk_out);
input clk_in;
output clk_out;
electrical clk_in, clk_out;
parameter real td = 100n;
real clk_val = 0;
parameter vsup = 1.8;
analog begin
@ ( cross(V(clk_in) - vsup/2.0, +1) ) begin...
If you have access to ADEXL you can. Not too complicated.
Define your variables (as globals). W1,W2, whatever.
Then create a model file with something like:
statistics {
process{
vary w1 dist=unif N=100 percent=yes
vary w2 dist=unif N=100 percent=yes
vary l1 dist=unif N=100 percent=yes
//...
Hi,
when I said Monte Carlo I was thinking of the method in it's original sense.
https://en.wikipedia.org/wiki/Monte_Carlo_method
not the circuit-level monte-carlo (which essentially is the same, but yet).
Rather than optimizing or forlooping over parameters or whatever, you...
I wouldn't trust blackboxing for my designs... I have only considered it as a way to - arguably - speed up the process. But as soon as you have some routing on top of things, you would like to see how they affect the blocks underneath. I guess, for some cells, you might have them completely...
[ One option would be to copy the whole library and do the changes you need with your local write permissions. Some of the PDK files might be encrypted, so if you need to do some tweeks, it might add extra work. I think it would be fine with TSMC though. ]
But, since your DRC+LVS is solved...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
