Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello all..
i was teaching clamper circuit in Basic electronics course...but students had a difficulties in accepting the presence of capacitor n its charging process.....
so can any one suggest any good animation or good reference book where students can really accept the concept...
i have...
hello all..
For 0.18um CMOS technology, when i searched on MOSIS i found various model cards...how to decide which model card will be best suitable for my cascode CS LNA design...??
please suggest...
thank u..
hello all..
i m making layout of LNA using microwind and DSCH..
but full circuit is not extracted when i export DSCH layout in microwind...
only MOSFETs and resistors are extracted..not inductors..
my design include 5 inductors...
please help...
what i should do...??
thank you all for honest replies...
but i m beginner....yet i m confused whether i use microwind or l-edit to draw layout..
I m a PG student, doing dissertation on LNA. And i have to use free available tools only as no facilities in my college...!!
my LNA design includes 5 inductors, 3 MOSFETs...
hello sir...
i have to make layout of wideband cascode common source LNA..which includes 3-MOSFETs, 5 inductors, 3-capacitors, and few resistors...
sir how much time it will required to prepare complete layout??
i m very new to layout design tool microwind..
please guide...
thank you..
hello all..
i have to design layout of LNA using Microwind...
i have learn how to make layout of invertor...but i m confused for analog circuit as i contains L,R and C..in my circuit i have 3 MOSFETs, 5 inductors, 4 capacitors and 2 resistors...
please help that from where i should start...
ok....i have designed one LNA with 0.18um CMOS... in 0.18um file it is written that version= 3.1 level= 49..
now i want to simulate same designed circuit with 0.18um into 0.13um...and want to check its behavior when MOSFET size will reduce...but i m not getting proper file for 0.13um and highly...
hello alll...
i m bit new to T-spice..
when i searched for 0.13um technology file from MOSIS, i came to know across such words and whatever file i have downloaded could not worked with my netlist which was generated with tspice 0.18um cmos...
can anyone explain why?? what are such things...
hi...
u can refere
1. B.Leung, “VLSI for Wireless Communication”, Pearson Education Inc,2004.
2. B. Razavi, “Design of Analog Integrated CMOS Circuits”, Mc-Graw Hill, 2001.
3. Allen hollbergue, "CMOS-Analog-Circuit-Design"
4. T.H.Lee , "the design of cmos radio-frecuency entegrated circuits"
5...
i have gone through so many IEEE papers, in which i come to know that.....in Ultra wide band applications i.e. 3.1 to 10.6 GHz spectrum bandwidth is more important...not only BW but flat gain over entire band is also mandatory.....
Now as we go for band width extension, the NF will increase and...
hello all..
For CMOS Ultra Wideband applications (UWB) of Low Noise Amplifier there exist a trade off between few design parameters viz....
1. power consumption
2. wide bandwidth
3. Moderate but flat gain on entire BW
4. Low Noise Figure
5. Linearity / IIP3
i m searching of IEEE papers but...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
