Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Beginner question re. behaviour of synthesised VHDL and propagation delay of process
I come from a software development background with some basic electronics knowledge and have become interested in learning VHDL.
Please can you help me with my understanding of the synthesised VHDL behaviour...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
