Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by jigar.prajapati

  1. J

    Good Digital Design Questions

    Re: digital design questions hey shobhtik, Where is the pdf file related digital tricky question? i didn't get it.. please if you have digital electronics related material so please send me at my mail id jigarnilkanth@gmail.com thank you Jigar Prajapati
  2. J

    What is call back process in system verilog?

    hello stranger, Thanks a lot for give me reply....
  3. J

    What is call back process in system verilog?

    hello guys, What is call back process? These question asked me in my interview. so i don't know exact answer.....so please tell me......
  4. J

    verilog code for viterbi decoder of rate 1/2

    hello sir, i have working in viterbi decoder with system verilog. create the verification environment. i need your help in verilog viterbi design. please sir i humbly request to you help in verilog code. thank you jigar prajapati
  5. J

    verilog interview questions

    hello all, please give me all verilog important questions.................
  6. J

    viterbi decoder in system verilog

    hello all, I have work with new project of viterbi decoder in system verilog, so please any idea of these project help me and if you have any document , pdf, code in verilog sent in my mail id ( jigarnarendra@gmail.com ). Thank you in advance.
  7. J

    Verification or physical design

    What is the difference between verification or physical design? or which design in huge demand in industries? Please tell me about my question?
See more

Part and Inventory Search

Back
Top