Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by jhasan

  1. J

    Padframes for AMI 0.5um Process?

    Hello, I am using AMI 0.5um process for my chip. I would like to know if anyone knows where I can get padframes (Both layout and schematic) for this process. Do I use the pads that are available at SCMOS Design Kits Or do I have to design and layout my own pads which I am trying to...
  2. J

    Assura lvs error!resistor matching problem in opamp

    I fixed the earlier problem. I can do LVS with resistors now and it matches. But now when I try to make 1 resistor by putting two resistors in series in layout. I get an error while doing LVS.It seems that it is not recogizing the series connections of the two resistors in the layout. Does...
  3. J

    Assura lvs error!resistor matching problem in opamp

    Hello, I am trying to add the compensation network in a single ended two stage opamp. I am using a RC compensation for this case. So, when I try to do the LVS without the RC compensation my LVS is successful. But when ever I add the resistor or capacitor in the schematic and try to do a LVS...
  4. J

    Lvs error for NOR gate

    Thanks finally it worked.I really appreciate your help. swapPins("enm" "(p S D)")
  5. J

    Lvs error for NOR gate

    I still am not able to swap S/D terminals. I do not how I can enable swapp S/D terminals in assura. I am using assura version 4.10.Also, my process is AMI C5 N/F. I looked at the properties of my nmos but there are no option to swap the S/D terminals. Do I need to change the CDF.att file...
  6. J

    Lvs error for NOR gate

    I am designing a simple two input nor gate. But I get an LVS error.It seems that the nmos which are parallel are not merging. In the LVS error report I get: ================================================= =========Matched Instances with Bad Net Connections======...
  7. J

    Help with PICSTART PLUS

    pic18f2431 fuses Hi, I am trying to program pic18F2431 using picstart plus.Below is my code in C which I am compiling using PIC C compiler.After that I am importing the hex file to MPLAB version 8.15a.Then using picstart plus firmware version 04.50.10.Also,I am putting a 0.1uF cap between Vdd...
See more

Part and Inventory Search

Back
Top