Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
sdf backannotate+configuration file
I am new on doing this. I need to do a kind of selcetive back annotation for a SoC for gate level simulations. This is using VCS tool.
The point is that we have digital and analog modules, and i have a netlist and sdf file compraising all the design since...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
