Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by JFParnell

  1. J

    Circuit Board Layout Questions

    Actually the IPC standard Class 3 calls out for a minimum of .020mm thickness with an average thickness of .025mm. Granted you are trying to achieve .025mm overall plated average, but the thin areas can go down to .020mm.
  2. J

    Circuit Board Layout Questions

    They are telling that the thick layers are due to having to plate the .008 holes to .000787 minimum thickness on the walls. The 4.88 mil layer is an outer layer, except in the case of one of the bottom two layers with the blind vias. Is 1 mil final copper thickness possible with .8 mil vias...
  3. J

    Circuit Board Layout Questions

    I am a mechanical engineer that is responsible for also producing PCB drawings for manufacture. We send these drawings out with a set of gerber files to the manufacturing houses to specify what we need from our designs. Recently we have been trying to greatly improve what we specify on our...

Part and Inventory Search

Back
Top