Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi, I am designing matrix vector computation with xilinx floating point cores.
I am using multiply and accumulate architecture for my design.
the question is, since floating point addition has a following configuration options
- Low latency OR High speed
-DSP48Es No usage OR Full usage
-...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
