Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
child procees using the separate memory resources but thrwad operate on the same memory resources .also the child process retrun to the parent process .in threads it works indepenently which doesnt make any segmentation problem
op-amp as comparator in open loop configuration
because opamp is a high gain device .even a noise voltage can be amplified to large extent . if u r not using a feedback(normaly negative) the out put of open loop configuration is always saturated we get only a constant saturated voltage
such...
3 db factor
concerning to gain factor at 3db point ,we will get a stabilized gain .that is the range of frequencies for which gain is constant is more at 3 db point that is why we took 3 db point
hai i want to generate a signal for 2 clock cycles .and the signal generation should start with wen address strob going low....i also want to delay an input signal delayed for 1 clock cycle (only delayed should not shorten) . can any one write vhdl code for this .......get 100 points
thanks
how to use gcc with an arm controller
hai shakeel der will be a readme file in teh directory normaly in the unzipped directory try to read it .that will guide u to how to compile and exicute.........
help in vhdl code.......
hai friends
i have pci9054 device i want to generate write ,chip select signals from it i wrote avhdl code for that .It doesn't giving any error wen compiling but no signal is generating can any one can correct my code .I want to generate write and chip select signals...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
