Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thanks FvM,
circuit (a) is for PTAT and you are right. Negative loop has more gain by factor of (R+1/(K*gm))/(1/gm).
circuit (b) loops don't have gain due to tail current source for the common mode input. My bad and it is OK.
Thanks.
Thanks FvM.
The circuits around positive and negative loops are symmetric or balanced in (a) and (b).
The goal of using OPAMP in (a) is making two PMOS bias condition the same. Consequently both the loop gains will have the same gain.
So how can the negative loop be dominant in (a) and (b)...
Hi,
I found many times OPAMPs are used to force two node voltages the same like picture (a).
I also found that two loops like in (b).
When there are both the negative and the positive feedback loops in the circuits, what happens?
How do I make sure the positive loop is stable? Do not the OPAMP...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
