Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
What is the key parament to improve LDMOS cut-off frequency with hurt the breakwon voltage? Reducing the Lch make the LDMOS fast but the gate control become worse. Is there a better way to improve the cut-off frequency without affecting operation voltage?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
